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Abstract—This paper presents the source/load-pull
characterisation of GaN HEMTs on Si substrate, with an
analysis of the measurement data oriented to aid the design of
Doherty power amplifiers for satellite communication applications
in the 17-20 GHz band. In particular, fundamental load-pull, in
both class AB and C, is used to identify the output power and
efficiency contours and assess the scalability of the performance
vs. device size. Second harmonic source/load-pull data is used
to determine the harmonic impedance regions to avoid during
matching network synthesis. The load-pull data allows to predict
the optimum load modulation trajectory to be synthesised in the
design phase and the associated performance in terms of efficiency,
gain compression and phase distortion.
Index Terms—Gallium nitride, K-band, satellite communications,
power amplifiers.
I. INTRODUCTION
In satellite systems, achieving a minimum target for efficiency
in the transmitter does not only affect the cost of a project, but
can be the factor that decides if a system can be deployed or not.
In fact, in space applications, some specifications such as device
temperature, DC power, and weight are not negotiable, since they
affect the reliability and mission lifetime [1].
The power amplifier (PA) is the most critical component
in the transmitter for its efficiency [2]. To fulfil the linearity
requirements of advanced multi-carrier mudulation schemes,
the PA must operate in back-off, meaning a large efficiency
reduction in conventional PAs. Hence, the adoption of efficiency
enhancement solutions such as the Doherty power amplifier
(DPA) [3], [4] is researched for satellite applications [5].
This paper focusses on the experimental characterisation of
GaN on Si HEMTs aiming at providing key information for
the design of DPAs for space applications, in particular for
the Ka-band downlink that operates in the 17–20 GHz band.
The work is motivated by the fact that foundry models are
generally accurate enough to provide good guidance for designing
conventional amplifiers, but they are not optimised for more
complex designs such as DPA. The dedicated measurement
campaign, with a proper data analysis, provides instead tailored
information to the designers to improve the probability of a first
pass successful design.
II. FUNDAMENTAL LOAD-PULL RESULTS
GaN on Si [6] provides a less expensive alternative to GaN
on SiC [7], at the cost of lower power handling and higher
substrate losses. The transistors characterised in this paper are
AlGaN/GaN HEMTs on a 100µm Si substrate. The drain-source
distance is 3µm and the gate length is 100 nm, providing a cut-off
frequency of around 100 GHz. An active load-pull system based
on a vector signal analyser is used for the characterisation. A
number of different transistor sizes have been characterised in
continuous wave (CW) in this campaign, including devices with
4, 6 and 8 fingers, and gate widths of 50, 70, and 100µm, at the
fundamental frequency of 17.3 GHz. If not indicated otherwise,
the baseplate temperature of 25◦C, the devices are biased in class
AB at 60 mA/mm, with drain voltage reduced from the potential
15 V down to 11 V, to respect derating for space applications.
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Fig. 1. Measured output power (left) and drain efficiency (right) load-pull
contours for the 8x100µm device at an input drive corresponding to approximately
2 dB gain compression.
Fig. 1 shows the output power and drain efficiency contours
for the 8x100µm device, at an input drive corresponding to
approximately 2 dB gain compression. The optimum output power
is 33.1 dBm, with associated drain efficiency of 54.7%. The
maximum efficiency is 59%, with associated output power of
32.2 dBm. Fig. 2 compares the maximum output power measured
for each device size with the linear scaling of the smallest device
(4x50µm) power.
Measured       Linear Scaling
4 Fingers
6 Fingers
8 Fingers
50
Gate Width ( m)m
60 70 80 90 100
O
u
tp
u
t 
P
o
w
e
r 
(W
)
3.5
3.0
2.5
2.0
1.5
1.0
0.5
Fig. 2. Measured maximum output power for different device sizes, compared
with linear scaling from the measured 4x50µm performance.
The load-pull measurement has been repeated at baseplate
temperature of 75◦C, and a power/gain reduction of around 0.5 dB
has been found consistently across the several peripheries.
Fig. 3 shows, for the 8x100µm HEMT, the optimum load for
output power and the corresponding gain curves at different bias
conditions. The optimum load changes in class C, suggesting that
a tailored impedance matching for the Auxiliary can improve
performance. Moreover, both gain and maximum power are
reduced in deep class C; this effect must be accounted for in the
design since it will affect the power budget and load modulation.
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Fig. 3. Load pull results at different gate bias points for the 8x100µm device.
Measured optimum load for output power (left). Measured gain vs. output power
(right) with load at the corresponding optimum.
III. SECOND HARMONIC SOURCE-/LOAD-PULL
Far from saturation, the second harmonic termination, at both
load and source, is the one providing the largest effect on PA
efficiency [8]. The active load-pull setup used for the experimental
characterisation can control the second harmonic load (ΓL,2f0 )
and source (ΓS,2f0 ) impedance independently from the f0 load
impedance. The measurement procedure has been to identify the
optimum load at f0 first, and then to perform a nested sweep
of ΓL,2f0 and ΓS,2f0 phases, while their magnitude has been
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Fig. 4. Measured output power (top) and drain efficiency (bottom) vs. phase of
ΓL(2f0) for the 8x100µm device, for different ΓS(2f0) conditions. Fundamental
load is at optimum for output power.
fixed at 1. The input drive has been adjusted to avoid strong
saturation. Fig. 4 show the measured results in terms of output
power and drain efficiency vs. ΓL,2f0 phase, for different ΓS,2f0
phase values. There is clearly a critical region for ΓL,2f0 from
' 130◦ to ' 200◦, where both output power and drain efficiency
drop significantly and where small deviations in the synthesised
impedance can lead to large variation in performance. On the
other hand, there is a quite large region, from ' 200◦ to ' 360◦,
where both output power and efficiency are higher and slowly
varying. Regarding instead ΓS,2f0 , the region to avoid is located
between 0 and ' 130◦. For both load and source terminations,
the region with high power and efficiency is reasonably wide.
This means that the design space for the harmonic terminations
is broad enough to increase the degrees of freedom in the design
and to limit the sensitivity of performance to matching network
inaccuracy. Overall, the proper selection of second harmonic
terminations can improve output power up to 0.7 dB, and drain
efficiency of 8% points. The same trend in terms of optimum
terminations and associated performance has been found for all
the devices characterised.
IV. DPA-ORIENTED ANALYSIS OF EXPERIMENTAL DATA
Considering Fig. 2, it is clear that the very large peripheries
have a considerably reduced power density probably due to
thermal. For this reason, a smaller size device, the 6x50µm, that
provides a maximum power slightly above 1 W, has been selected
as a better candidate for the DPA design and for the data analysis
oriented to DPA design.
The load modulation of the Main device largely determines the
behaviour of the DPA in terms of drain efficiency and distortion.
The optimum load for maximum output power Pout,MAX can be
written as ZOPT,POW = 1/YOPT,POW, where YOPT,POW is the
optimum admittance YOPT,POW = 1Ropt + jBopt.
When considering an RC output model for the device, the
optimum DPA trajectory can be described by an admittance with
constant imaginary part and real part varying from 1/(2Ropt)
to 1/Ropt in a symmetrical Doherty. In particular, for a
back-off α (where α = Pout|W / Pout,MAX|W) the corresponding
admittance seen by the Main will be Yα = αRopt + jBopt. By
analysing the load-pull data, the loads lying approximately on
the DPA trajectory can be identified, see Fig. 5 (left) [9]. Then,
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Fig. 5. Emulated DPA load trajectory on admittance chart for the Main device in
the case of the 6x50µm device. Ideal trajectory considering an RC device model
(a); alternative trajectory (b).
the power sweep plots at each load can be used to reconstruct
the emulated load modulation for the Main amplifier. Fig. 6 (left)
shows the corresponding result in terms of drain efficiency, gain,
and amplitude to phase distortion (AM/PM, assuming the device
to be perfectly matched at the input). The efficiency remains
approximately constant at '57%, with AM/PM in the DPA region
of around 30◦. The flat efficiency and the compression of around
3 dB suggest that the load trajectory followed must be rather close
to the ideal DPA one, so that an RC modelling of this device
size is a fair assumption. Fig. 5 (right) shows an alternative load
trajectory that does not correspond to assuming an RC model,
and is used as a benchmark to assess the sensitivity of the device
to an error in synthesising the load modulation in the design,
while Fig. 6 (left) shows the corresponding performance. The
only parameter benefitting from the non-ideal load trajectory is
the AM/PM. This can be ascribed to the fact that the output
reactance of the device is not compensated equally throughout
the trajectory, leading to an output AM/PM that counteracts the
AM/PM due to input impedance variation.
V. CONCLUSION
This paper has shown the characterisation of GaN on
Si HEMTs at 17.3 GHz to guide the design of a Doherty
amplifier for satellite applications. The focus has been on critical
characteristics such as load modulation and class C operation, as
well as second harmonic source-load matching.
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Fig. 6. Measured drain efficiency, gain and AM/PM vs. output power for different
load impedances for the 6x50µm device. With reconstructed ideal DPA trajectory
(left column), and with alternative load trajectory (right column).
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